Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7A




Fig. 7B





Fig. 8A



Title: LOGIC CIRCUIT WITH RESTRAINED LEAK CURRENT TO DIFFERENTIAL CIRCUIT Inventor(s): Yasushi AMAMIYA DOCKET NO.: 040373-0367

Fig. 8B




Fig. 9A




Fig. 9B




Fig. 10A

Title: LOGIC CIRCUIT WITH RESTRAINED LEAK CURRENT TO DIFFERENTIAL CIRCUIT Inventor(s): Yasushi AMAMIYA DOCKET NO.: 040373-0367




Fig. 10B




Fig. 11A




Fig. 11B




Fig. 12A




Fig. 12B




Fig. 13




Fig. 14A




Fig. 14B




Fig. 15

